Field effect transistors (FETs) composed of discrete silicon (Si) active regions or 'fins,' referred to as finFETs, have superior electrostatic properties compared to planar devices (see Figure 1 ). 1 As a result, they are likely to play a role in further miniaturization of electronic devices. 2 However, density requirements for fin patterning have exceeded what can be achieved through direct printing by 193nm immersion (193i) lithography. Consequently, sublithographic patterning techniques that can extend the resolution of 193i to the sub-80nm pitch regime (i.e., where the distance between identical features is less than 80nm) are now of vital importance.
each has an associated risk, increased process complexity, or both. Furthermore, the accuracy of the lithography used to customize the resulting grating patterns needs to improve as the feature pitch is reduced. This is especially a concern when lines need to be removed from the long axis of the grating, requiring that customized shapes land precisely between the grating features. This requirement may not be readily achievable in the sub-30nm pitch regime, barring major advancements in overlay and pattern placement control.
The impending limitations of self-aligned multiple patterning and the continued delays in a post-193nm exposure option have created an opportunity for sublithographic line space patterning based on the directed self-assembly (DSA) of block copolymers (BCPs). DSA combines lamellae-forming self-assembling materials with lithographically defined template patterns to produce grating-like structures (see Figure 2) . [3] [4] [5] [6] [7] Trackcompatible DSA patterning processes have demonstrated that low-defectivity wafer-scale gratings with 25nm pitch can be achieved after selective removal of one of the BCP domains. [7] [8] [9] Although this enables fantastic pitch-scaling, a strategy is required to apply DSA to manufacturing circuit patterns without aggressive customization strategies and the same stringent overlay requirements as self-aligned multiple patterning.
We previously demonstrated robust etch transfer of DSA patterns into three commonly used device integration materials: silicon, silicon nitride, and silicon dioxide based on tetraethyl orthosilicate. 10 We studied the evolution of the critical dimension, line edge roughness (LER), and line width roughness during pattern transfer. This work showed that co-optimization of etch process parameters and materials used in the multilayer masking film stack can improve the quality of the final transferred pattern. We also demonstrated that the use of post-etch annealing can further reduce the LER of DSA-patterned silicon on insulator (SOI) lines from 3nm to less than 2nm. These results laid a solid foundation for studying DSA for advanced CMOS circuit patterning applications.
We continue to develop next-generation patterning technologies with DSA (see Figure 3 ). For example, we can now patterntransfer circuit-like DSA patterns into materials of relevance for front-end-of-line device integration. 12 We also developed two patterning strategies for generating sub-30nm pitch line-space patterns with DSA using grapho-epitaxy 13 and chemo-epitaxy. 14 Both techniques provide a method to directly form local, small area gratings with controlled numbers of lines and deterministically controlled spaces between groups of lines. These innovations circumvent the need for customization lithography with aggressive overlay requirements. We used these techniques to pattern finFET logic and static random-access memory circuits, which have implications for circuit design and circuit scaling. 11 Finally, we also demonstrated a prototype computational toolset to enable early leaning on how design style impacts pattern printability. 15 By co-optimizing both the circuit design and patterning process, we expect to enable DSA patterning of semiconductor devices and circuits in a 300mm product development environment. 16 In summary, our DSA-based patterning technique directly forms 29nm-pitch fins etched onto SOI, and this allowed us to implement a library of miniaturized finFET logic and SRAM patterns. High-resolution, high-throughput patterning techniques are required to enable continued scaling of high-volume CMOS manufacturing beyond the 10nm node. We are now closing the gaps between research and development and are actively seeking industrial partners to position DSA as a vital technique for patterning of the single-digit process nodes. 
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